- 您现在的位置：买卖IC网 > Sheet目录969 > CDB4365 (Cirrus Logic Inc)EVALUATION BOARD FOR CS4365
CS4365
4.11
4.12
The MUTEC Outputs
The MUTEC1-6 pins have an auto-polarity detect feature. The MUTEC output pins are high impedance at
the time of reset. The external mute circuitry needs to be self-biased into an active state in order to be muted
during reset. Upon release of reset, the CS4365 will detect the status of the MUTEC pins (high or low) and
will then select that state as the polarity to drive when the mutes become active. The external-bias voltage
level that the MUTEC pins see at the time of release of reset must meet the “MUTEC auto-detect input
high/low voltage” specifications as outlined in the Digital Characteristics section.
Figure 21 shows a single example of both an active high and an active low mute drive circuit. In these de-
signs, the pull-up and pull-down resistors have been especially chosen to meet the input high/low threshold
when used with the MMUN2111 and MMUN2211 internal bias resistances of 10 k Ω . Use of the Mute Control
function is not mandatory, but recommended, for designs requiring the absolute minimum in extraneous
clicks and pops. Also, use of the Mute Control function can enable the system designer to achieve idle chan-
nel noise/signal-to-noise ratios which are only limited by the external mute circuit.
Figure 21. Recommended Mute Circuitry
Recommended Power-Up Sequence
4.12.1 Hardware Mode
1. Hold RST low until the power supplies and configuration pins are stable, and the master and left/right
clocks are locked to the appropriate frequencies, as discussed in Section 4.1 . In this state, the
registers are reset to the default settings, FILT+ will remain low, and VQ will be connected to VA/2.
If RST can not be held low long enough the SDINx pins should remain static low until all other clocks
are stable, and if possible the RST should be toggled low again once the system is stable.
2. Bring RST high. The device will remain in a low power state with FILT+ low and will initiate the
Hardware power-up sequence after approximately 512 LRCK cycles in Single-Speed Mode (1024
LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).
DS670F2
29
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
CDB4385
BOARD EVAL FOR CS4385 DAC
CDB43L22
BOARD EVAL FOR CS43L22
CDB5340
BOARD EVAL FOR CS5340 STEREO ADC
CDB5343
BOARD EVAL FOR CS5343 STEREO ADC
CDB5451A
EVAL BOARD CS5451A 6CH ADC
CDB5524
EVAL BOARD FOR CS5524 ADC
CDB5581
BOARD EVAL FOR CS5581 ADC
CDK5571
CDB5571 W/CAPTURE PLUS 2 SYSTEM
相关代理商/技术参数
CDB4382
制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con
CDB4382A
功能描述:音频 IC 开发工具 Eval Bd 114dB 192kHz 8-Ch DAC w/DSD
RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB4383
制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz 8-Channel D/A Converter
CDB4384
功能描述:音频 IC 开发工具 Eval Bd 8-Ch DAC w/DSD
RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB4385
功能描述:音频 IC 开发工具 Eval Bd 8-Ch DAC w/DSD RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB4390
制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, Stereo D/A Converter for Digital Audio
CDB4391
制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control
CDB4391A
功能描述:音频 IC 开发工具 Eval Bd CS4391A
RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V